

PONTIFÍCIA UNIVERSIDADE CATÓLICA
CURSO DE ENGENHARIA ELÉTRICA

LABORATÓRIO DE
SISTEMAS DIGITAIS 2 – SD 2

Prof. Dr. Aparecido S. Nicolett

Prof. Dr. Sérgio Miranda Paz

ÍNDICE:

Experiência 1: Biestáveis	3
Experiência 2: Registradores	5
Experiência 3: Contadores Síncronos	8
Experiência 4: Contadores Assíncronos	10
Experiência 5: Memória Semicondutora	13
ANEXOS : CódIgo de resistores, capacitores e circuitos integrados	15

EXPERIÊNCIA

1**BIESTÁVEIS**

Identificação dos alunos:		Data:
1.		Turma:
2.		
3.		Professor:
4.		
5.		Conceito:

I. OBJETIVOS:

- Implementação de Circuitos Biestáveis.


II. MATERIAL UTILIZADO:

- Placa Didática.
- Fonte CC de 5 V.
- CIs: 7400 (1), 7476 (1).

III. PROCEDIMENTO EXPERIMENTAL:


- a) Monte um biestável tipo SC (Set/Clear) também conhecido por RS (Reset/Set) assíncrono utilizando apenas portas NAND e preencha a tabela verdade.

S	C(R)	Q	$\bar{Q}$	Status
0	0			
0	1			
1	0			
1	1			




- b) Monte um biestável tipo SC (RS) síncrono sensível a nível alto, utilizando apenas portas NAND, e preencha a tabela verdade.

CK	S	C(R)	Q	$\bar{Q}$	Status
	0	0			
	0	1			
	1	0			
	1	1			




- c) Verifique o funcionamento do biestável tipo JK Mestre-Escarvo contido no CI-7476 através da tabela fornecida pelo fabricante.

PR	CLR	CK	J	K	Q	$\bar{Q}$
0	0	X	X	X		
0	1	X	X	X		
1	0	X	X	X		
1	1	↓	0	0		
1	1	↓	0	1		
1	1	↓	1	0		
1	1	↓	1	1		




d) A partir do biestável JK, implemente um biestável tipo D e preencha a tabela verdade.

CK	D	Q	$\bar{Q}$
↓	0		
↓	1		



e) A partir do biestável JK, implemente um biestável tipo T e preencha a tabela verdade. Utilize como clock a chave nº 1.

CK	T	Q	$\bar{Q}$
↓	0		
↓	1		



f) Repita o item “e” utilizando a chave nº 9 no sinal de clock. Explique o resultado.

IV. CONCLUSÃO:

	EXPERIÊNCIA
REGISTRADORES	2

Identificação dos alunos:	Data:
1.	
2.	
3.	Turma:
4.	
5.	Professor:
	Conceito:

I. OBJETIVOS:

- Análise do Registrador 74194.

II. MATERIAL UTILIZADO:

- Placa Didática.
- Fonte CC de 5 V.
- CI: 74194 (1).

III. PROCEDIMENTO EXPERIMENTAL:

- Verifique o funcionamento do registrador 74194, executando as funções na tabela verdade e compare os resultados com o diagrama de tempos.
- Execute as seguintes funções com o Registrador 74194 e mostre o resultado através do diagrama de tempos.
 - Limpe a carga do registrador.
 - Faça a carga paralela do dado de 4 bits: 1011.
 - Desloque 4 bits para a direita introduzindo “0” no bit mais significativo.
 - Faça a carga paralela do dado de 4 bits: 0101.
 - Desloque 4 bits para a esquerda introduzindo “1” no bit menos significativo.

Tabela Verdade:

FUNCTION TABLE														
INPUTS								OUTPUTS				H = high level (steady state) L = low level (steady state) X = irrelevant (any input, including transitions) ↑ = transition from low to high level a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively. QA0, QB0, QC0, QD0 = the level of QA, QB, QC, or QD, respectively, before the indicated steady-state input conditions were established. QAn, QBn, QCn, QDn = the level of QA, QB, QC, respectively, before the most-recent ↑ transition of the clock.		
CLEAR	MODE		CLOCK	SERIAL		PARALLEL				QA	QB		QC	QD
	S1	S0		LEFT	RIGHT	A	B	C	D					
L	X	X	X	X	X	X	X	X	X	L	L	L	L	
H	X	X	L	X	X	X	X	X	X	QA0	QB0	QC0	QD0	
H	H	H	↑	X	X	a	b	c	d	a	b	c	d	
H	L	H	↑	X	H	X	X	X	X	H	QAn	QBn	QCn	
H	L	H	↑	X	L	X	X	X	X	L	QAn	QBn	QCn	
H	H	L	↑	H	X	X	X	X	X	QBn	QCn	QDn	H	
H	H	L	↑	L	X	X	X	X	X	QBn	QCn	QDn	L	
H	L	L	X	X	X	X	X	X	X	QA0	QB0	QC0	QD0	

Diagrama de tempos:





Diagrama de tempos referentes aos itens “b”, “c”, “d” e “e”:



IV. CONCLUSÃO:

CONTADORES SÍNCRONOS	EXPERIÊNCIA 3
----------------------	-------------------------

I. OBJETIVOS:

- Implementação de contadores utilizando biestáveis.

II. MATERIAL UTILIZADO:

- Placa Didática.
- Fonte CC de 5 V.
- CIs: 7476 (1), 7474 (1), 7400 (1), 7402 (1), 7408 (1), 7432 (1).

III. PROCEDIMENTO EXPERIMENTAL:

1) Projetar um contador síncrono de módulo **4**, crescente, utilizando biestáveis tipo **JK**.

2) Projetar um contador síncrono de módulo **3**, decrescente, utilizando biestáveis tipo **D**.

3) Projetar um contador síncrono de módulo ____, _____, utilizando biestáveis tipo ____.

IV. CONCLUSÃO:

	EXPERIÊNCIA
CONTADORES ASSÍNCRONOS	4

Identificação dos alunos:	Data:
1.	Turma:
2.	
3.	Professor:
4.	
5.	Conceito:

I. OBJETIVOS:

- Implementação de contadores utilizando o CI 7490.

II. MATERIAL UTILIZADO:

- Placa Didática.
- Fonte CC de 5 V.
- CIs: 7490 (1), 7400 (2).

III. PROCEDIMENTO EXPERIMENTAL:

1) Utilizando o CI 7490, implemente circuitos contadores de módulos 2, 5 e 10 (decimal) e bi-quinário.

a) Módulo 2:

b) Módulo 5:

c) Módulo 10:

d) Bi-quinário:

2) Utilizando o CI 7490, implemente um circuito contador crescente de módulo 7.

IV. CONCLUSÃO:

	EXPERIÊNCIA
MEMÓRIA SEMICONDUTORA	5

Identificação dos alunos:	Data:
1.	Turma:
2.	
3.	Professor:
4.	
5.	Conceito:

I. OBJETIVOS:

- Verificar o funcionamento de Memória Semicondutora Integrada.

II. MATERIAL UTILIZADO:

- Placa Didática.
- Fonte CC de 5 V.
- CIs: 74189 (1), 7404 (1).

III. PROCEDIMENTO EXPERIMENTAL:


1) Desenhe e monte um circuito utilizando a memória RAM 74189 de forma que se possa escrever e ler dados em qualquer endereço. Ligue as entrada de endereço no display e a saída de dados nos leds através de um inversor.

Circuito:


2) Dados a serem escritos na memória.

ENDEREÇO	DADO

IV. CONCLUSÃO:


ANEXOS**LEITURA DO VALOR DE RESISTORES**

CÓDIGO DO VALOR		CÓDIGO TOLERÂNCIA	
Preto = 0	Verde = 5	Marrom =	1%
Marrom = 1	Azul = 6	Vermelho =	2%
Vermelho = 2	Violeta = 7	Dourado =	5%
Laranja = 3	Cinza = 8	Prateado =	10%
Amarelo = 4	Branco = 9	Sem Faixa =	20%


LEITURA DO VALOR DE CAPACITORES**POLIESTER METALIZADO**

Código de valor igual ao dos resistores


CÓDIGO TOL.	
Preto =	20%
Branco =	10%
CÓDIGO TENSÃO	
Vermelho =	250V
Amarelo =	400V
Azul =	630V

LEITURA DO VALOR DE CAPACITORES CERÂMICA


CÓDIGO TOLERÂNCIA		
ATÉ 10 pF	ACIMA DE 10 pF	
B = 0,1 pF	F = 1%	M = 20%
C = 0,25 pF	G = 2%	P = +100% - 0%
D = 0,5 pF	H = 3%	S = +50% - 20%
F = 1 pF	J = 5%	Z = +80% - 20%
G = 2 pF	K = 10%	




SN5400 (J) SN7400 (J, N)
 SN54H00 (J) SN74H00 (J, N)
 SN54L00 (J) SN74L00 (J, N)
 SN54LS00 (J, W) SN74LS00 (J, N)
 SN54S00 (J, W) SN74S00 (J, N)




SN5402 (J) SN7402 (J, N)
 SN54L02 (J) SN74L02 (J, N)
 SN54LS02 (J, W) SN74LS02 (J, N)
 SN54S02 (J, W) SN74S02 (J, N)




SN5404 (J) SN7404 (J, N)
 SN54H04 (J) SN74H04 (J, N)
 SN54L04 (J) SN74L04 (J, N)
 SN54LS04 (J, W) SN74LS04 (J, N)
 SN54S04 (J, W) SN74S04 (J, N)



SN5408 (J, W) SN7408 (J, N)
 SN54LS08 (J, W) SN74LS08 (J, N)
 SN54S08 (J, W) SN74S08 (J, N)



SN5432 (J, W) SN7432 (J, N)
 SN54LS32 (J, W) SN74LS32 (J, N)
 SN54S32 (J, W) SN74S32 (J, N)



SN5486 (J, W) SN7486 (J, N)
 SN54LS86 (J, W) SN74LS86 (J, N)
 SN54S86 (J, W) SN74S86 (J, N)


DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

74


FUNCTION TABLE

INPUTS			OUTPUTS	
PRESET	CLEAR	CLOCK	Q	$\bar{Q}$
L	H	X	X	L
H	L	X	L	H
L	L	X	H*	H*
H	H	↑	H	L
H	H	↑	L	H
H	H	L	Q_0	$\bar{Q}_0$

See pages 6-46, 6-50, 6-54, and 6-56



SN5474 (J) SN7474 (J, N)
 SN54H74 (J) SN74H74 (J, N)
 SN54L74 (J) SN74L74 (J, N)
 SN54LS74A (J, W) SN74LS74A (J, N)
 SN54S74 (J, W) SN74S74 (J, N)



SN5474 (W)
 SN54H74 (W)
 SN54L74 (T)

DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR

76


'76, 'H76
FUNCTION TABLE

INPUTS					OUTPUTS	
PRESET	CLEAR	CLOCK	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	$\downarrow$	L	L	Q_0	$\bar{Q}_0$
H	H	$\downarrow$	H	L	H	L
H	H	$\downarrow$	L	H	L	H
H	H	$\downarrow$	H	H	TOGGLE	

See pages 6-46, 6-50, and 6-56


'LS76A
FUNCTION TABLE

INPUTS					OUTPUTS	
PRESET	CLEAR	CLOCK	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	$\downarrow$	L	L	Q_0	$\bar{Q}_0$
H	H	$\downarrow$	H	L	H	L
H	H	$\downarrow$	L	H	L	H
H	H	$\downarrow$	H	H	TOGGLE	
H	H	H	X	X	Q_0	$\bar{Q}_0$



SN5476 (J, W) SN7476 (J, N)
 SN54H76 (J, W) SN74H76 (J, N)
 SN54LS76A (J, W) SN74LS76A (J, N)

'90A, 'L90, 'LS90 (TOP VIEW)

'90A, 'L90, 'LS90
BCD COUNT SEQUENCE
(See Note A)

COUNT	OUTPUT			
	Q_D	Q_C	Q_B	Q_A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

'90A, 'L90, 'LS90
BI-QUINARY (5-2)
(See Note B)


COUNT	OUTPUT			
	Q_A	Q_D	Q_C	Q_B
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

'90A, 'L90, 'LS90
RESET/COUNT FUNCTION TABLE

RESET INPUTS				OUTPUT			
$R_0(1)$	$R_0(2)$	$R_9(1)$	$R_9(2)$	Q_D	Q_C	Q_B	Q_A
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	X	X	COUNT			
L	X	X	L	COUNT			
X	L	L	X	COUNT			

- NOTES: A. Output Q_A is connected to input B for BCD count.
 B. Output Q_D is connected to input A for bi-quinary count.
 C. Output Q_A is connected to input B.
 D. H = high level, L = low level, X = irrelevant

SN54LS138, SN54S138 ... J OR W PACKAGE
SN74LS138, SN74S138 ... J OR N PACKAGE
(TOP VIEW)




'LS138, 'S138
FUNCTION TABLE

INPUTS					OUTPUTS							
ENABLE		SELECT										
G1	G2*	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H	H
H	L	L	L	H	H	H	H	H	H	L	H	H
H	L	L	L	H	H	H	H	H	H	H	L	H
H	L	L	L	H	H	H	H	H	H	H	H	L

*G2 = G2A + G2B

H = high level, L = low level, X = irrelevant

SN54151A, SN54LS151, SN54S151 ... J OR W PACKAGE
SN74151A, SN74LS151, SN74S151 ... J OR N PACKAGE
(TOP VIEW)



'151A, 'LS151, 'S151
FUNCTION TABLE


INPUTS				OUTPUTS	
SELECT			STROBE S		
C	B	A		Y	W
X	X	X	H	L	H
L	L	L	L	D0	$\overline{D0}$
L	L	H	L	D1	$\overline{D1}$
L	H	L	L	D2	$\overline{D2}$
L	H	H	L	D3	$\overline{D3}$
H	L	L	L	D4	$\overline{D4}$
H	L	H	L	D5	$\overline{D5}$
H	H	L	L	D6	$\overline{D6}$
H	H	H	L	D7	$\overline{D7}$

H = high level, L = low level, X = irrelevant


$\overline{E0}, \overline{E1} \dots \overline{E15}$ = the complement of the level of the respective E input

D0, D1 ... D7 = the level of the D respective input

SN54181, SN54LS181, SN54S181 ... J OR W PACKAGE
SN74181, SN74LS181, SN74S181 ... J OR N PACKAGE
(TOP VIEW)



SELECTION					ACTIVE-HIGH DATA		
					M = H LOGIC FUNCTIONS	M = L; ARITHMETIC OPERATIONS	
S3	S2	S1	S0			C _n = H (no carry)	C _n = L (with carry)
L	L	L	L	$F = \bar{A}$	$F = A$	$F = A$	$F = A \text{ PLUS } 1$
L	L	L	H	$F = \bar{A} + \bar{B}$	$F = A + B$	$F = A + B$	$F = (A + B) \text{ PLUS } 1$
L	L	H	L	$F = \bar{A}B$	$F = A + \bar{B}$	$F = A + \bar{B}$	$F = (A + \bar{B}) \text{ PLUS } 1$
L	L	H	H	$F = 0$	$F = \text{MINUS } 1 \text{ (2's COMPL)}$	$F = \text{MINUS } 1 \text{ (2's COMPL)}$	$F = \text{ZERO}$
L	H	L	L	$F = \bar{A}\bar{B}$	$F = A \text{ PLUS } \bar{A}\bar{B}$	$F = A \text{ PLUS } \bar{A}\bar{B}$	$F = A \text{ PLUS } \bar{A}\bar{B} \text{ PLUS } 1$
L	H	L	H	$F = \bar{B}$	$F = (A + B) \text{ PLUS } \bar{A}\bar{B}$	$F = (A + B) \text{ PLUS } \bar{A}\bar{B}$	$F = (A + B) \text{ PLUS } \bar{A}\bar{B} \text{ PLUS } 1$
L	H	H	L	$F = A \oplus B$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B \text{ MINUS } 1$	$F = A \text{ MINUS } B$
L	H	H	H	$F = \bar{A}\bar{B}$	$F = \bar{A}\bar{B} \text{ MINUS } 1$	$F = \bar{A}\bar{B} \text{ MINUS } 1$	$F = \bar{A}\bar{B}$
H	L	L	L	$F = \bar{A} + B$	$F = A \text{ PLUS } AB$	$F = A \text{ PLUS } AB$	$F = A \text{ PLUS } AB \text{ PLUS } 1$
H	L	L	H	$F = \bar{A} \oplus B$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B$	$F = A \text{ PLUS } B \text{ PLUS } 1$
H	L	H	L	$F = \bar{B}$	$F = (A + \bar{B}) \text{ PLUS } AB$	$F = (A + \bar{B}) \text{ PLUS } AB$	$F = (A + \bar{B}) \text{ PLUS } AB \text{ PLUS } 1$
H	L	H	H	$F = AB$	$F = AB \text{ MINUS } 1$	$F = AB \text{ MINUS } 1$	$F = AB$
H	H	L	L	$F = 1$	$F = A \text{ PLUS } A^*$	$F = A \text{ PLUS } A^*$	$F = A \text{ PLUS } A \text{ PLUS } 1$
H	H	L	H	$F = A + \bar{B}$	$F = (A + B) \text{ PLUS } A$	$F = (A + B) \text{ PLUS } A$	$F = (A + B) \text{ PLUS } A \text{ PLUS } 1$
H	H	H	L	$F = A + B$	$F = (A + \bar{B}) \text{ PLUS } A$	$F = (A + \bar{B}) \text{ PLUS } A$	$F = (A + \bar{B}) \text{ PLUS } A \text{ PLUS } 1$
H	H	H	H	$F = A$	$F = A \text{ MINUS } 1$	$F = A \text{ MINUS } 1$	$F = A$



† Pin numbers shown on logic symbols are for J and N packages only.
 nc = no internal connection.


Function	Inputs		Output
	Chip-Enable	Read/Write	
Write (Store Complement of Data)	L	L	High-Impedance
Read	L	H	Stored Data
Inhibit	H	X	High-Impedance

H = High Level

L = Low Level

X = Don't Care

SN54194, SN54LS194A, SN54S194 ... J OR W PACKAGE
 SN74194, SN74LS194A, SN74S194 ... J OR N PACKAGE
 (TOP VIEW)



FUNCTION TABLE													
INPUTS								OUTPUTS					
CLEAR	MODE		CLOCK	SERIAL		PARALLEL				Q _A	Q _B	Q _C	Q _D
	S ₁	S ₀		LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	Q _{An}	Q _{Bn}	Q _{Cn}
H	L	H	↑	X	L	X	X	X	X	L	Q _{An}	Q _{Bn}	Q _{Cn}
H	H	L	↑	H	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	H
H	H	L	↑	L	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	L
H	L	L	X	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

↑ = transition from low to high level

a, b, c, d = the level of steady state input at inputs A, B, C, or D, respectively

Qa0, Qb0, Qc0, Qd0 = the level of Qa, Qb, Qc, or Qd, respectively, before the indicated steady-state input conditions were established.

Qan, Qbn, Qcn, Qdn = the level of Qa, Qb, Qc, or Qd, respectively, before the most-recent ↑ transition of the clock.